

G	R	B	G	R	B	G	R
B	G	R	B	G	R	B	G
R	B	G	R	B	G	R	B
G	R	B	G	R	B	G	R

FIGURE 1B





FIGURE 1A

0895094-071697

Fig. 2. Camera Block Diagram



08395094.071697

2025094-071697

Fig. 3 A




Fig. 3 B





Fig. 4

CCD lines

line 1	G	R	G	R	G	R	G	R
line 2	B	G	B	G	B	G	B	G
line 3	G	R	G	R	G	R	G	R
line 4	B	G	B	G	B	G	B	G
line 5	G	R	G	R	G	R	G	R
line 6	B	G	B	G	B	G	B	G
line 7	G	R	G	R	G	R	G	R
line 8	B	G	B	G	B	G	B	G


FIG 5

Still mode timing diagram



Pseudo-Interlace mode timing diagram

FIG 6a



269720-16056880
FIG 6b




Fig. 7

CCD lines

line 1	G	R	G	R	G	R	G	R
line 2	B	G	B	G	B	G	B	G
line 3								
line 4								
line 5	G	R	G	R	G	R	G	R
line 6	B	G	B	G	B	G	B	G
line 7								
line 8								
line 9								
line 10								
line 11	G	R	G	R	G	R	G	R
line 12	B	G	B	G	B	G	B	G
line 13								
line 14								
line 15	G	R	G	R	G	R	G	R
line 16	B	G	B	G	B	G	B	G
line 17								
line 18								
line 19								
line 20								

Eliminated
via "fast dump"

08095094-071697

Fig. 8 Preview Mode LCD Processing




Image exposure / white balance statistics

Calculate average signal level in 4 x 6 matrix of blocks for each of R,G, and B.




FIG. 9A

Image focus statistics





FIG. 9B

08895094-071697

Fig. 10 Still Mode Image Processing



269T20"46056880




FIG. 11




FIG. 12

